All you need to know about SoC Design, Methodologies and Techniques
Pages
(Move to ...)
Home
Video Tutorials
Clocks and Resets
Low Power/Power Aware Techniques
Methodologies
Devices
Memories
Verification
Quizzes
Productivity Hacks
▼
Wednesday, 1 October 2014
Message from SOCD Team
›
Hi All, After an overwhelming response from people who want to learn the basics of electronics and are in search of resources for learni...
Saturday, 13 September 2014
Standard Clock Gate Cell
›
Moving ahead from my last article on Clock gating(You can read the previous article here : Low Power Techniques - Clock Gating ), this sma...
1 comment:
Tuesday, 2 September 2014
Low Power Techniques : Contemporary Strategies - I
›
Most of the SoC designs for mobile domain( by Mobile Domain, I mean the devices being used in SmartPhones, tablets, laptops, or any gadget...
Saturday, 30 August 2014
Low Power Techniques : Clock Gating
›
Disclaimer : All the articles are written with an assumption that the reader has a basic knowledge of Boolean Gates and digital element...
SESSION 3: Reading from FG-MOSFETs: Part- 1
›
Hello everyone. In previous sessions, we have discussed the method to program and erase an FG-MOSFET. And programmed state corresponds ...
Sunday, 17 August 2014
The Myth of Area Downsizing in SoCs
›
Why do we fuss so much about optimizing the area? Why do we want to optimize the design and learn various design techniques which help...
Monday, 11 August 2014
SESSION 2: Tunneling for Programming and Erasing FG-MOSFETs
›
As discussed in the last session, we shall see how tunneling is responsible for programming and erasing FG-MOSFETs. We discussed in the ...
‹
›
Home
View web version